

Substitute for form 1449B/PTO

## INFORMATION DISCLOSURE STATEMENT BY APPLICANT

**Date Submitted: August 13, 2001**

(use as many sheets as necessary)

Sheet 1 of 3

**Complete if Known**

<b>Application Number</b>	To Be Assigned
<b>Filing Dat</b>	August 13, 2001
<b>First Nam d Inv ntor</b>	Andrew J. WALKER et al.
<b>Group Art Unit</b>	Unassigned 2829
<b>Examiner Name</b>	Unassigned PEF
<b>Attorney Docket Number</b>	035905/0103

09/13/01

## U.S. PATENT DOCUMENTS

Examiner Initials*	Cite No. <sup>1</sup>	U.S. Patent Document		Name of Patentee or Applicant of Cited Document	Date of Publication of Cited Document MM-DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		Number	Kind Code <sup>2</sup> (if known)			
SP	A1	5,966,603		Eitan	10/12/1999	
SP	A2	6,028,326		Uochi et al.	2/22/2000	
SP	A3	6,066,547		Maekawa	5/23/2000	
SP	A4	6,072,193		Ohnuma et al.	6/6/2000	
SP	A5	6,137,718		Reisinger	10/24/2000	
SP	A6	5,768,192		Eitan	6/16/1998	
SP	A7	6,185,122	B1	Johnson et al.	2/6/2001	
SP	A8	4,646,266		Ovshinsky et al.	2/24/1987	
SP	A9	6,034,882		Johnson et al.	3/7/2000	
SP	A10	5,835,396		Zhang	11/10/1998	
SP	A11	5,825,046		Czubatyj et al.	10/20/1998	
SP	A12	6,075,719		Lowrey et al.	6/13/2000	
SP	A13	6,087,674		Ovshinsky et al.	7/11/2000	
SP	A14	6,141,241		Ovshinsky et al.	10/31/2000	
SP	A15	4,692,994		Moniwa et al.	9/15/1987	
SP	A16	4,686,758		Liu et al.	8/18/1987	
SP	A17	5,379,255		Shah	1/3/1995	
SP	A18	5,468,663		Bertin et al.	11/21/1995	
SP	A19	5,306,935		Esquivel et al.	4/26/1994	
SP	A20	5,321,286		Koyama et al.	6/14/1994	
SP	A21	5,191,551		Inoue	3/2/1993	
SP	A22	5,517,044		Koyama	5/14/1996	

## FOREIGN PATENT DOCUMENTS

[illegible]

**Examiner  
Signature**

Date  
Considered

Y-19-03

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Unique citation designation number. <sup>2</sup>See attached Kinds of U.S. Patent Documents. <sup>3</sup>Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup>For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document.

Standard ST.3).<sup>4</sup> For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document.  
 5Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. 6Applicant is to place a check mark here if English language Translation is attached.

**Burden Hour Statement:** This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, D.C. 20231. **DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO:** Assistant Commissioner for Patents, Washington, D.C. 20231.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449B/PTO		<b>Complete if Known</b>	
<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b>		Application Number	To Be Assigned
Date Submitted: August 13, 2001 (use as many sheets as necessary)		Filing Date	August 13, 2001
Sheet 2 of 3		First Named Inventor	Andrew J. WALKER et al.
		Group Art Unit	Unassigned 2029
		Examiner Name	Unassigned Per
		Attorney Docket Number	035905/0103

OTHER PRIOR ART – NON PATENT LITERATURE DOCUMENTS			
Examiner Initials*	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.) date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>6</sup>
EP	A26	C. HAYZELDEN et al.: "Silicide Formation and Silicide-Mediated Crystallization of Nickel-Implanted Amorphous Silicon Thin Films," J. Appl. Phys., June 15, 1993, pgs.8279-8289, 73 (12), 1993 American Institute of Physics	
EP	A27	DAVID BURNETT et al.: "An Advanced Flash Memory Technology on SOI," 1998, pgs. 983-986, IEEE	
EP	A28	A. CHATTERJEE et al.: "Sub-100nm Gate Length Metal Gate NMOS Transistors Fabricated by a Replacement Gate Process," 1997, pgs. 821-824, IEEE	
EP	A29	A. CHATTERJEE et al.: "CMOS Metal Replacement Gate Transistors Using Tantalum Pentoxide Gate Insulator," 1998, pgs. 777-780, IEEE	
EP	A30	DAVID K. Y. LIU et al.: "Scaled Dielectric Antifuse Structure for Field-Programmable Gate Array Applications," IEEE Electron Device Letters, April 1991, pgs. 151-153, Vol. 12, No. 4, IEEE	
EP	A31	SINGH JAGAR et al.: "Characterization of MOSFET's Fabricated on Large-Grain Polysilicon on Insulator," Solid-State Electronics 45, 2001, pgs. 743-749, Elsevier Science Ltd.	
EP	A32	ZHONGHE JIN et al.: "The Effects of Extended Heat Treatment on Ni Induced Lateral Crystallization of Amorphous Silicon Thin Films," IEEE Transactions on Electron Devices, Vol. 46, No. 1, January 1999, pgs. 78-82, IEEE	
EP	A33	A. SATO. Et al. "A 0.5-μm EEPROM Cell Using Poly-Si TFT Technology," IEEE Transactions on Electron Devices, Vol. 40, No. 11, November 1993, pg. 2126	
EP	A34	VIVEK SUBRAMANIAN et al.: "High-Performance Germanium-Seeded Laterally Crystallized TFT's for Vertical Device Integration," IEEE Transactions on Electron Devices, Vol. 45, No. 9, September 1998, pgs. 1934-1939, IEEE	
EP	A35	VIVEK SUBRAMANIAN et al. "Low-Leakage Germanium-Seeded Laterally-Crystallized Single-Grain 100-nm TFT's for Vertical Integration Applications," IEEE Electron Device Letters, Vol. 20, No. 7, July 1999, pgs. 341-343, IEEE	
EP	A36	K.S. KIM et al.: "A Novel Dual String NOR (DuSNOR) Memory Cell Technology Scalable to the 256 Mbit and 1 Gbit Flash Memories," IEDM, 1995, pgs. 263-266, IEEE	
EP	A37	BOAZ EITAN et al.: "NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell," IEEE Electron Device Letters, Vol. 21, No. 11, November 2000, pgs. 543-545, IEEE	
EP	A38	MARVIN H. WHITE et al.: "A Low Voltage SONOS Nonvolatile Semiconductor Memory Technology," IEEE Transactions on Components, Packaging, and Manufacturing Technology, Part A., Vol. 20, No. 2, June 1997, pgs. 190-195, IEEE	
EP	A39	MIN-HWA CHI et al.: "Programming and Erase with Floating-Body for High Density Low Voltage Flash EEPROM Fabricated on SOI Wafers," Proceedings 1995 IEEE International SOI Conference, Oct. 1995, pgs. 129-130,	

Examiner Signature		Date Considered	9-18-03
--------------------	---	-----------------	---------

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Unique citation designation number. <sup>2</sup> See attached Kinds of U.S. Patent Documents. <sup>3</sup> Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup> For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document.

<sup>5</sup> Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>6</sup> Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, D.C. 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, D.C. 20231.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449B/PTO		<b>C mplete if Known</b>	
<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b>		<b>Application Number</b>	<b>To Be Assigned</b>
Date Submitted: August 13, 2001 (use as many sheets as necessary)		<b>Filing Dat</b>	August 13, 2001
Sheet 3 of 3		<b>First Nam d Inv nt r</b>	Andrew J. WALKER et al.
		<b>Group Art Unit</b>	Unassigned
		<b>Examiner Name</b>	Unassigned
		<b>Attorney Docket Number</b>	035905/0103

2019 U.S. PTO  
09/19/2002  
08/13/01

OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS			
Examiner Initials*	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.) date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>6</sup>
EL	A40	S. KOYAMA: "A Novel Cell Structure for Giga-bit EPROMs and Flash Memories Using Polysilicon Thin Film Tansistors," Symposium on VLSI Technology Digest of Technical Papers, 1992, pgs. 44-45, IEEE	
EL	A41	HONGMEI WANG et al.: "Submicron Super TFTs for 3-D VLSI Applications," IEEE Electron Device Letters, September 2000, pgs. 439-441, Vol. 21, No. 9, IEEE	
EL	A42	K.W. LEE et.al.: "Three Dimensional Shared Memory Fabricated Using Wafer Stacking Technology," 2000, IEEE	
EL	A43	JOHN R. LINDSEY et al.: "Polysilicon Thin Film Transistor for Three Dimensional Memory," Electrochemical Society Meeting 198th, October 2000, Phoenix, AZ	
EL	A44	SEIICHI ARITOME: "Advanced Flash Memory Technology and Trends for File Storage Application," IEEE, 2000	
EL	A45	TOSHIKI YAMANAKA et al.: "Advanced TFT SRAM Cell Technology Using a Phase-Shift Lithography," IEEE Transactions on Electron Devices, July 1995, pgs. 1305-1313, Vol. 42, No. 7, IEEE	
EL	A46	SUNG-HOI HUR et al.: "A Poly-Si Thin-Film Transistor EEPROM Cell with a Folded Floating Gate," IEEE Transactions on Electron Devices, February 1999, pgs. 436-438, Vol. 46, No. 2, IEEE	
EL	A47	JUNG-DAL CHOI et al.: "A 0.15 $\mu\text{m}$ NAND Flash Technology with 0.11 $\mu\text{m}^2$ Cell Size for 1 Gbit Flash Memory," IEEE, 2000	
EL	A48	H. SHIRAI et al.: "A 0.54 $\mu\text{m}^2$ Self-Aligned, HSG Floating Gate Cell (SAHF Cell) for 256Mbit Flash Memories," IEEE, 1995, pgs. 653-656	
EL	A49	TAKUYA KITAMURA et al.: "A Low Voltage Operating Flash Memory Cell with High Coupling Ratio Using Horned Floating Gate with Fine HSG," IEEE, 1998, pgs. 104-105	
EL	A50	KEN TAKEUCHI et al.: "A Dual-Page Programming Scheme for High-Speed Multigigabit-Scale NAND Flash Memories," IEEE Journal of Solid-State Circuits, May 2001, pgs. 744-751, Vol. 36, No. 5, IEEE	

Examiner Signature	<i>San Rest</i>	Date Considered	4-18-03
--------------------	-----------------	-----------------	---------

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Unique citation designation number. <sup>2</sup> See attached Kinds of U.S. Patent Documents. <sup>3</sup> Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup> For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document.

<sup>5</sup> Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>6</sup> Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, D.C. 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, D.C. 20231.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449B/PTO <b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b>  Date Submitted: November 26, 2001 (See many sheets as necessary)		<b>Complete if Known</b> Application Number: 09/927,642 Filing Date: 08/13/2001 First Named Inventor: Andrew J. WALKER et al. Group Art Unit: 2818 2829 Examiner Name: Unassigned <i>Pert</i> Attorney Docket Number: 035905-0103	
Sheet	1	of	7

U.S. PATENT DOCUMENTS						
Examiner Initials*	Citation No.	U.S. Patent Document Number	Kind Code <sup>2</sup> (if known)	Name of Patentee or Applicant of Cited Document	Date of Publication of Cited Document MM-DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
<i>SP</i>	A51	5,427,979		Chang	6/27/1995	
<i>SP</i>	A52	5,070,384		McCollum et al.	12/3/1991	
<i>SP</i>	A53	4,498,226		Inoue et al.	2/12/1985	
<i>SP</i>	A54	4,489,478		Sakurai	12/25/1984	
<i>SP</i>	A55	4,272,880		Pashley	6/16/1981	
<i>SP</i>	A56	5,745,407		Levy et al.	4/28/1998	
<i>SP</i>	A57	5,535,156		Levy et al.	7/9/1996	
<i>SP</i>	A58	4,499,557		Holmberg et al.	2/12/1985	
<i>SP</i>	A59	4,442,507		Roesner	4/10/1984	
<i>SP</i>	A60	4,507,757		McElroy	3/26/1985	
<i>SP</i>	A61	4,543,594		Mohsen et al.	9/24/1985	
<i>SP</i>	A62	4,569,121		Lim et al.	2/11/1986	
<i>SP</i>	A63	4,646,266		Ovshinsky et al.	2/24/1987	
<i>SP</i>	A64	4,820,657		Hughes et al.	4/11/1989	
<i>SP</i>	A65	4,823,181		Mohsen et al.	4/18/1989	
<i>SP</i>	A66	4,811,114		Yamamoto et al.	3/7/1989	
<i>SP</i>	A67	4,899,205		Hamdy et al.	2/6/1990	
<i>SP</i>	A68	3,863,231		Taylor	1/28/1975	
<i>SP</i>	A69	3,990,098		Mastrangelo	11/2/1976	
<i>SP</i>	A70	4,146,902		Tanimoto et al.	3/27/1979	
<i>SP</i>	A71	4,203,123		Shanks	5/13/1980	
<i>SP</i>	A72	4,203,158		Frohman-Bentchkowsky et al.	5/13/1980	
<i>SP</i>	A73	4,281,397		Neal et al.	7/28/1981	
<i>SP</i>	A74	4,419,741		Stewart et al.	12/6/1983	
<i>SP</i>	A75	4,420,766		Kasten	12/13/1983	
<i>SP</i>	A76	4,494,135		Moussie	1/15/1985	
<i>SP</i>	A77	4,922,319		Fukushima	5/1/1990	
<i>SP</i>	A78	4,943,538		Mohsen et al.	7/24/1990	
<i>SP</i>	A79	5,070,383		Sinar et al.	5,070,383	
<i>SP</i>	A80	5,311,039		Kimura et al.	5,311,039	
<i>SP</i>	A81	5,334,880		Abadeer et al.	5,334,880	
<i>SP</i>	A82	5,391,907		Jang	2/21/1995	
<i>SP</i>	A83	5,441,907		Sung et al.	5,441,907	
<i>SP</i>	A84	5,463,244		De Araujo et al.	5,463,244	
<i>SP</i>	A85	5,536,968		Crafts et al.	7/16/1996	
<i>SP</i>	A86	5,675,547		Koga	10/7/1997	
<i>SP</i>	A87	5,737,259		Chang	4/7/1998	
<i>SP</i>	A88	5,751,012		Wolstenholme et al.	5/12/1998	
<i>SP</i>	A89	5,776,810		Guterman et al.	7/7/1998	
<i>SP</i>	A90	5,835,396		Zhang	11/10/1998	

Examiner Signature	<i>Sum Pert</i>	Date Considered	4-18-03
--------------------	-----------------	-----------------	---------

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Unique citation designation number. <sup>2</sup> See attached Kinds of U.S. Patent Documents. <sup>3</sup> Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup> For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. <sup>5</sup> Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>6</sup> Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, D.C. 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, D.C. 20231.

**Burden Hour Statement:** This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, D.C. 20231. **DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO:** Assistant Commissioner for Patents, Washington, D.C. 20231.

Substitute for form 1449B/PTO

*(use as many sheets as necessary)*

**Complete if Known**

<b>Application Number</b>	09/927,642
<b>Filing Date</b>	08/13/2001
<b>First Named Inventor</b>	Andrew J. WALKER et al.
Group Art Unit	2816-2829
<b>Examiner Name</b>	Unassigned <i>Per</i>
<b>Attorney Docket Number</b>	035905-0103

[illegible]

Examiner Initials*	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.) date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>6</sup>
EF	A115	JOHN H. DOUGLAS: "The Route to 3-D Chips," High Technology, September 1983, pgs. 55-59, Vol. 3, No. 9, High Technology Publishing Corporation, Boston, MA	
EF	A116	M. ARIENZO et al.: "Diffusion of Arsenic in Bilayer Polycrystalline Silicon Films," J. Appl. Phys., January 1984, pgs. 365-369, Vol. 55, No. 2, American Institute of Physics	
EF	A117	O. BELLEZZA et al.: "A New Self-Aligned Field Oxide Cell for Multimegabit Eproms," IEDM, pgs. 579-582, IEEE	
EF	A118	S.D. BROTHERTON et al.: "Excimer-Laser-Annealed Poly-Si Thin-Film Transistors," IEEE Transactions on Electron Devices, February 1993, pgs. 407-413, Vol. 40, No. 2, IEEE	
EF	A119	P. CANDELIER et al.: "Simplified 0.35- $\mu$ m Flash EEPROM Process Using High-Temperature Oxide (HTO) Deposited by LPCVD as Interpoly Dielectrics and Peripheral Transistors Gate Oxide," IEEE Electron Device Letters, July 1997, pgs. 306-308, Vol. 18, No. 7, IEEE	
EF	A120	MIN CAO et al.: "A High-Performance Polysilicon Thin-Film Transistor Using XeCl Excimer Laser Crystallization of Pre-Patterned Amorphous Si Films," IEEE Transactions on Electron Devices, April 1996, pgs. 561-567, Vol. 43, No. 4, IEEE	
EF	A121	MINO CAO et al.: "A Simple EEPROM Cell Using Twin Polysilicon Thin Film Transistors," IEEE Electron Device Letters, August 1994, pgs. 304-306, Vol. 15, No. 8, IEEE	
EF	A122	BOMY CHEN et al.: "Yield Improvement for a 3.5-ns BICMOS Technology in a 200-mm Manufacturing Line," IBM Technology Products, 1993, pgs.301-305, VLSITSA	
EF	A123	VICTOR W.C. CHAN et al.: "Three Dimensional CMOS Integrated Circuits on Large Grain Polysilicon Films," IEDM, 2000, IEEE	

Examiner Signature	<i>Eva Bert</i>	Date Considered	4-18-03
-----------------------	-----------------	--------------------	---------

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Unique citation designation number. <sup>2</sup> See attached Kinds of U.S. Patent Documents. <sup>3</sup> Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup> For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document.

5 Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. 6 Applicant is to place a check mark here if English language Translation is attached.

**Burden Hour Statement:** This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, D.C. 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, D.C. 20231.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449B/PTO		<b>Complete if Known</b>	
<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b>  Date Submitted: November 27, 2001 (use as many sheets as necessary)		Application Number	09/927,642
		Filing Date	08/13/2001
		First Named Inventor	Andrew J. WALKER et al.
		Group Art Unit	2818-2823
		Examiner Name	Unassigned <i>Perf</i>
Sheet 4 of 7	Attorney Docket Number	035905-0103	

## OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.) date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>6</sup>
<i>EL</i>	A124	BOAZ EITAN et al.: "Alternate Metal Virtual Ground (AMG) - A New Scaling Concept for Very High-Density EPROM's," IEEE Electron Device Letters, pgs. 450-452, Vol. 12, No. 8, August 1991, IEEE	
<i>EL</i>	A125	BOAZ EITAN et al.: "Multilevel Flash cells and their Trade-offs," IEEE Electron Device Letters, pgs. 169-172, 1996, IEEE	
<i>EL</i>	A126	DR. HEINRICH ENDERT: "Excimer Lasers as Tools for Material Processing in Manufacturing," Technical Digest: International Electron Devices Meeting, 1985, pgs. 28-29, Washington, DC, December 1-4, 1985, Göttingen, Germany	
<i>EL</i>	A127	DOV FROHMAN-BENTCHKOWSKY: "A Fully Decoded 2048-Bit Electrically Programmable FAMOS Read-Only Memory," IEEE Journal of Solid-State Circuits, pgs. 301-306, Vol. sc-6, No. 5, October 1971	
<i>EL</i>	A128	G.K. GIUST et al.: "Laser-Processed Thin-Film Transistors Fabricated from Sputtered Amorphous-Silicon Films," IEEE Transactions on Electron Devices, pgs. 207-213, Vol. 47, No. 1, January 2000, IEEE	
<i>EL</i>	A129	G.K. GIUST et al.: "High-Performance Thin-Film Transistors Fabricated Using Excimer Laser Processing and Grain Engineering," IEEE Transactions on Electron Devices, pgs. 925-932, Vol. 45, No. 4, April 1998, IEEE	
<i>EL</i>	A130	G.K. GIUST et al.: "High-Performance Laser-Processed Polysilicon Thin-Film Transistors," IEEE Electron Device Letters, pgs. 77-79, Vol. 20, No. 2, February 1999, IEEE	
<i>EL</i>	A131	FUMIHIKO HAYASHI et al.: "A Self-Aligned Split-Gate Flash EEPROM Cell with 3-D Pillar Structure," 1999 Symposium on VLSI Technology Digest of Technical Papers, pgs. 87-88, Stanford University, Stanford, CA 94305, USA	
<i>EL</i>	A132	STEPHEN C.H. HO et al.: "Thermal Stability of Nickel Silicides in Different Silicon Substrates," Department of Electrical and Electronic Engineering, pgs. 105-108, 1998, IEEE	

Examiner Signature	<i>Erin Perf</i>	Date Considered	<i>11</i>	<i>4-18-03</i>
--------------------	------------------	-----------------	-----------	----------------

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Unique citation designation number. <sup>2</sup> See attached Kinds of U.S. Patent Documents. <sup>3</sup> Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup> For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document.

<sup>5</sup> Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>6</sup> Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, D.C. 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, D.C. 20231.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449B/PTO				<b>Complete if Known</b>	
<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b>  Date Submitted: November 26, 2001  <i>(use as many sheets as necessary)</i>				Application Number	09/927,642
				Filing Date	08/13/2001
				First Name of Inventor	Andrew J. WALKER et al.
				Group Art Unit	2818
				Examiner Name	Unassigned
Sheet	5	of	7	Attorney Docket Number	035905-0103

## OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.) date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>2</sup>
	A133	J. ESQUIVEL et al. "High Density Contactless, Self Aligned EPROM Cell Array Technology," Texas Instruments (Dallas), IEDM 86, pgs. 592-595, 1986, IEEE	
	A134	R. KAZEROUNIAN et al.: Alternate Metal Virtual Ground EPROM Array Implemented in a 0.8μm Process for Very High Density Applications," IEDM 91, pgs. 311-314, 1991, IEEE	
EL	A135	CHANG-DONG KIM et al.: "Short-Channel Amorphous-Silicon Thin-Film Transistors," IEEE Transactions on Electron Devices, pgs. 2172-2176, Vol. 43, No. 12, December 1996, IEEE	
EL	A136	JOHAN H. KLOOTWIJK et al.: "Deposited Inter-Polysilicon Dielectrics for Nonvolatile Memories," IEEE Transactions on Electron Devices, pgs. 1435-1445, Vol. 46, No. 7, July 1999, IEEE	
EL	A137	JA-HUM KU et al.: "High Performance pMOSFETs With Ni(Si/sub x/Ge/sub 1-x Si/Sub 0.8/Ge/sub 0.2/ gate, IEEE Xplore Citation," VLSI Technology, 200. Digest of Technical Paper Symposium on page(s): 114-115 June 13-15 2000	
EL	A138	NAE-IN LEE et al.: "High-Performance EEPROM's Using N- and P-Channel Polysilicon Thin-Film Transistors with Electron Cyclotron Resonance N2O-Plasma Oxide," pgs. 15-17, IEEE Electron Device Letters, Vol. 20, No. 1, January 1999, IEEE	
EL	A139	JIN-WOO LEE et al.: "Improved Stability of Polysilicon Thin-Film Transistors under Self-Heating and High Endurance EEPROM Cells for Systems-On-Panel," IEEE Electron Device Letters, 1998, pgs. 265-268, IEEE	
EL	A140	SEOK-WOON LEE et al.: "Pd induced lateral crystallization of Amorphous Si Thin Films," Appl. Phys. Lett. 66 (13), pgs. 1671-1673, 27 March 1995, American Institute of Physics	
EL	A141	K. MIYASHITA et al.: "Optimized Halo Structure for 80 nm Physical Gate CMOS Technology with Indium and Antimony Highly Angled Ion Implantation," IEDM 99-645, pgs. 27.2.1-27.2.4, 1999, IEEE	

Examiner  
Signature

*Tom Hunt*

Date  
Considered

4-18-03

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Unique citation designation number. <sup>2</sup>See attached Kinds of U.S. Patent Documents. <sup>3</sup>Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup>For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document.

<sup>5</sup>Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>6</sup>Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, D.C. 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, D.C. 20231.



Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449B/PTO		<b>Complete if Known</b>	
<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b>  Date Submitted: November 26, 2001  (use as many sheets as necessary)		Applicant Number	09/927,642
		Filing Date	08/13/2001
		First Named Inventor	Andrew J. WALKER et al.
		Group Art Unit	2818 2829
		Examiner Name	Unassigned
Sheet 6 of 7	Attorney Docket Number	035905-0103	

## OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.) date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>2</sup>
SP	A142	N.D. YOUNG et al.: "The Fabrication and Characterization of EEPROM Arrays on Glass Using a Low-Temperature Poly-Si TFT Process," IEEE Transactions on Electron Devices, pgs. 1930-1936, Vol. 43, No. 11, November 1996, IEEE	
SP	A143	JUNG-HOON OH et al.: "A High-Endurance Low-Temperature Polysilicon Thin-Film Transistor EEPROM Cell," pgs. 304-306, IEEE Electron Device Letters, Vol. 21, No. 6, June 2000, IEEE	
SP	A144	M.C. POON. et al.: "Thermal Stability of Cobalt and Nickel Silicides in Amorpho Crystalline Silicon," pg. 1, IEEE Xplore, Electron Devices Meeting, 1997, Proceedings, 19 Hong Kong, 2000, IEEE	
SP	A145	NORIAKI SATO et al.: "A New Programmable Cell Utilizing Insulator Breakdown," IEDM 85, pgs. 639-642, 1985, IEEE	
SP	A146	TAKEO SHIBA et al.: "In Situ Phosphorus-Doped Polysilicon Emitter Technology for Very High-Speed, Small Emitter Bipolar Transistors," IEEE Transactions on Electron Devices, pgs. 889-897, Vol. 43, No. 6, June 1996, IEEE	
SP	A147	SEUNGHEON SONG et al.: "High Performance Transistors with State-of-the-Art CMOS Technologies," IEDM 99, pgs. 427-430, 1999, IEEE	
SP	A148	YOSHIHIRO TAKAO et al.: "Low-Power and High-Stability SRAM Technology Using a Laser-Recrystallized p-Channel SOI MOSFET," IEEE Transactions on Electron Devices, pgs. 2147-2152, Vol. 39, No. 9, September 1992, IEEE	
SP	A149	KENJI TANIGUCHI et al.: "Process Modeling and Simulation: Boundary Conditions for Point Defect-Based Impurity Diffusion Model," IEEE Transactions on Computer-Aided Design, pgs. 1177-1183, Vol. 9, No. 11, November 1990, IEEE	
SP	A150	HONGMEI WANG et al.: "Submicron Super TFTs for 3-D VLSI Applications," IEEE Electron Device Letters, Vol. 21, No. 9, pgs. 439-441, September 2000, IEEE	

Examiner Signature	<i>Enn [Signature]</i>	Date Considered	4-18-03
--------------------	------------------------	-----------------	---------

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Unique citation designation number. <sup>2</sup> See attached Kinds of U.S. Patent Documents. <sup>3</sup> Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup> For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document.

<sup>5</sup> Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>6</sup> Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, D.C. 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, D.C. 20231.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449B/PTO		<b>Complete if Known</b>	
<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b>		<b>Application Number</b>	09/927,642
Date Submitted: November 27, 2001		<b>Filing Date</b>	08/13/2001
(use as many sheets as necessary)		<b>First Named Inventor</b>	Andrew J. WALKER et al.
		<b>Group Art Unit</b>	2818-2929
		<b>Examiner Name</b>	Unassigned <i>Perf</i>
<b>Sheet</b>	7 of 7	<b>Attorney Docket Number</b>	035905-0103

## OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.) date, page(s); volume-issue number(s), publisher, city and/or country where published.	T <sup>6</sup>
<i>EL</i>	A151	HONGMEI WANG et al.: "Super Thin-Film Transistor with SOI CMOS Performance Formed by a Novel Grain Enhancement Method," IEEE Transactions on Electron Devices, pgs. 1580-1586, Vol. 47, No. 8, August 2000, IEEE	
<i>EL</i>	A152	MARVIN H. WHITE et al.: "On the Go With Sonos," Circuit & Devices, pgs. 22-31, July 2000, IEEE	
<i>EL</i>	A153	B.J. WOO et al.: "A Novel Memory Cell Using Flash Array Contactless Eprom (Face) Technology," IEDM, pgs. 90-93, 1990, IEEE	
<i>EL</i>	A154	QI XIANG et al.: "Deep sub-100 nm CMOS with Ultra Low Gate Sheet Resistance NiSi," VLSI Technology, 2000. Digest of Technical Paper Symposium on... pgs. 76-77, IEEE Xplore, June 13-15, 2000	
<i>EL</i>	A155	QI XIANG et al.: "Deep Sub-100nm CMOS with Ultra Low Gate Sheet Resistance by NiSi," IEEE, pgs. 76-77, 2000, Symposium on VLSI Technology Digest of Technical Papers	
<i>EL</i>	A156	QIUXIA XU et al.: "New Ti-SALICIDE Process Using Sb and Ge Preamorphization for Sub-0.2 $\mu$ m CMOS Technology," IEEE Transactions on Electron Devices, pgs. 2002-2009, Vol. 45, No. 9, September 1998, IEEE	
<i>EL</i>	A157	KUNIYOSHI YOSHIKAWA et al.: "An Asymmetrical Lightly Doped Source Cell for Virtual Ground High-Density EPROM's," IEEE Transactions on Electron Devices, pgs. 1046-1051, Vol. 37, No. 4, April 1990, IEEE	
<i>EL</i>	A158	QI XIANG et al.: "Deep Sub-100nm CMOS with Ultra Low Gate Sheet Resistance by NiSi," pgs. 76-77, 2000 Symposium on VLSI Technology Digest of Technical Papers	
<i>EL</i>	A159	VIVEK SUBRAMANIAN: "Control of Nucleation and Grain Growth in Solid-Phase Crystallized Silicon for High-Performance Thin Film Transistors," A Dissertation submitted to the Department of Electrical Engineering and the Committee of Graduate Studies of Stanford University, 1998	
<i>EL</i>	A160	DIETMAR GOGL et al.: "A 1-Kbit EEPROM in SIMOX Technology for High-Temperature Applications up to 250° C," IEEE Journal of Solid-State Circuits, October 2000, Vol. 35, No. 10, IEEE	

<b>Examiner Signature</b>	<i>EL</i>	<b>Date Considered</b>	4-18-03
---------------------------	-----------	------------------------	---------

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Unique citation designation number. <sup>2</sup> See attached Kinds of U.S. Patent Documents. <sup>3</sup> Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup> For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document.

<sup>5</sup> Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>6</sup> Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, D.C. 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, D.C. 20231.



#4

PTO/SB/08B (08-00)

Approved for use through 10/31/2002. OMB 0651-0031

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449B/PTO		<b>Complete if Known</b>	
<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b>		<b>Application Number</b>	09/927,642
Date Submitted: April 1, 2002		<b>Filing Date</b>	08/13/2001
(use as many sheets as necessary)		<b>First Named Inventor</b>	Andrew J. WALKER et al.
		<b>Group Art Unit</b>	2818 2829
		<b>Examiner Name</b>	Unassigned per +
<b>Sheet</b>	1	<b>Attorney Docket Number</b>	035905-0103
	of 1		

U.S. PATENT DOCUMENTS						
Examiner Initials*	Cite No. <sup>1</sup>	U.S. Patent Document		Name of Patentee or Applicant of Cited Document	Date of Publication of Cited Document MM-DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		Number	Kind Code <sup>2</sup> (if known)			
ef	A161	6,208,545		Leedy	3/27/2001	

FOREIGN PATENT DOCUMENTS								
Examiner Initials*	Cite No. <sup>1</sup>	Foreign Patent Document			Name of Patentee or Applicant of Cited Documents	Date of Publication of Cited Document MM-DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T <sup>6</sup>
		Office <sup>3</sup>	Number <sup>4</sup>	Kind Code <sup>5</sup> (if known)				

OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS			
Examiner Initials*	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.) date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>6</sup>

<b>Examiner Signature</b>	<i>Eric Perst</i>	<b>Date Considered</b>	7-18-03
-------------------------------	-------------------	----------------------------	---------

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Unique citation designation number. <sup>2</sup> See attached Kinds of U.S. Patent Documents. <sup>3</sup> Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup> For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document.

<sup>5</sup> Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>6</sup> Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, D.C. 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, D.C. 20231.

Substitute for form 1449B/PTO

**INFORMATION DISCLOSURE STATEMENT BY APPLICANT**

Date Submitted: June 27, 2002

Use as many sheets as necessary

Sheet 1 of 1

**Complete if Known**

Application Number: 09/927,642

Filing Date: 08/13/2001

First Named Inventor: Andrew J. Walker al.

Group Art Unit: 2818 2829

Examiner Name: Not Assigned *Pert*

Attorney Docket Number: 035905-0103

U.S. PATENT DOCUMENTS						
Examiner Initials*	Cite No. <sup>1</sup>	U.S. Patent Document		Name of Patentee or Applicant of Cited Document	Date of Publication of Cited Document MM-DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		Number	Kind Code <sup>2</sup> (if known)			
<i>EP</i>	C1	5,283,468		Kondo	FE-01-1994	

FOREIGN PATENT DOCUMENTS							
Examiner Initials*	Cite No. <sup>1</sup>	Foreign Patent Document			Name of Patentee or Applicant of Cited Documents	Date of Publication of Cited Document MM-DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		Office <sup>3</sup>	Number <sup>4</sup>	Kind Code <sup>5</sup> (if known)			

OTHER PRIOR ART – NON PATENT LITERATURE DOCUMENTS			
Examiner Initials*	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.) date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>6</sup>
<i>EP</i>	C2	"3D Chip-On-Chip Stacking", Semiconductor International, December 1991.	
<i>EP</i>	C3	LAY, RICHARD, "TRW Develops Wireless Multiboard Interconnect System", Electronic Engineering Times, November 5, 1994.	

Examiner Signature: *Evan Pert*

Date Considered: 4-18-03

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Unique citation designation number. <sup>2</sup>See attached Kinds of U.S. Patent Documents. <sup>3</sup>Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup>For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. <sup>5</sup>Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>6</sup>Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, D.C. 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, D.C. 20231.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitution for form 1449B/PTO <b>SEP 20 2002</b> <b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b> Date Submitted: September 20, 2002 (use as many sheets as necessary)		Complete if Known	
		Application Number	09/927,642
		Filing Date	08/13/2001
		First Named Inventor	Andrew J. WALKER et al.
		Group Art Unit	2848 2829
		Examiner Name	Unassigned Per +
		Attorney Docket Number	035905-0103

U.S. PATENT DOCUMENTS						
Examiner Initials*	Cite No. <sup>1</sup>	U.S. Patent Document		Name of Patentee or Applicant of Cited Document	Date of Publication of Cited Document MM-DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		Number	Kind Code <sup>2</sup> (if known)			
B1	B1	5,973,356		Noble	10/26/1999	
B2	B2	0055838A1		Walker, et al	12/27/2001	
B3	B3	0028541A1		Lee, et al	03/07/2002	

FOREIGN PATENT DOCUMENTS								
Examiner Initials*	Cite No. <sup>1</sup>	Foreign Patent Document			Name of Patentee or Applicant of Cited Documents	Date of Publication of Cited Document MM-DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T <sup>6</sup>
		Office <sup>3</sup>	Number <sup>4</sup>	Kind Code <sup>5</sup> (if known)				

OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS			
Examiner Initials*	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.) date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>6</sup>

Examiner Signature	Evan Per +	Date Considered	4-18-03
--------------------	------------	-----------------	---------

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Unique citation designation number. <sup>2</sup> See attached Kinds of U.S. Patent Documents. <sup>3</sup> Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup> For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document.

<sup>5</sup> Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>6</sup> Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, D.C. 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, D.C. 20231.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449B/PTO  
**INFORMATION DISCLOSURE  
 STATEMENT BY APPLICANT**


Date Submitted: **02-05-03**

(use as many sheets as necessary)

Sheet 1 of 1

**Complete if Known**

Application Number 09/927,642  
 Filing Date 08/13/2001  
 First Named Inventor Andrew J. Walker  
 Group Art Unit 2829  
 Examiner Name Evan T. Pert  
 Attorney Docket Number 035905-0103



**U.S. PATENT DOCUMENTS**

Examiner Initials*	Cite No. <sup>1</sup>	U.S. Patent Document		Name of Patentee or Applicant of Cited Document	Date of Publication of Cited Document MM-DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		Number	Kind Code <sup>2</sup> (if known)			

**FOREIGN PATENT DOCUMENTS**

Examiner Initials*	Cite No. <sup>1</sup>	Foreign Patent Document			Name of Patentee or Applicant of Cited Documents	Date of Publication of Cited Document MM-DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T <sup>6</sup>
		Office <sup>3</sup>	Number <sup>4</sup>	Kind Code <sup>5</sup> (if known)				

**OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS**

Examiner Initials*	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.) date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>6</sup>
EP	B4	WADA Y. et al., "Active-Body-Bias SOI-CMOS Driver Circuits", June 1997 Symposium on VLSI Circuits Digest of Technical Papers, pages 29-30	Y

Examiner  
Signature

*Evan Pert*

Date  
Considered

4-18-03

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Unique citation designation number. <sup>2</sup> See attached Kinds of U.S. Patent Documents. <sup>3</sup> Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup> For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document.

<sup>5</sup> Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>6</sup> Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, D.C. 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, D.C. 20231.

#14

PTO/SB/08 (08-00)

Approved for use through 10/31/2002. OMB 0651-0031

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449B/PTO <b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b> Date Submitted: June 11, 2002 Use as many sheets as necessary		<b>Complete if Known</b>	
Application Number		09/927,462	
Filing Date		08/13/2001	
First Named Inventor		Andrew J. WALKER et al.	
Group Art Unit		2818 2829	
Examiner Name		Unassigned Per	
Attorney Docket Number		035905-0103	

## U.S. PATENT DOCUMENTS

Examiner Initials*	Cite No. <sup>1</sup>	U.S. Patent Document		Name of Patentee or Applicant of Cited Document	Date of Publication of Cited Document MM-DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		Number	Kind Code <sup>2</sup> (if known)			
EP	B1	4,500,905		Shibata		
EP	B2	6,185,122		Johnson et al.		
EP	B3	3,414,892		McCormack et al.	12/13/1968	
EP	B4	3,432,827		Sarno	3/11/1969	
EP	B5	4,535,424		Reid		
EP	B6	4,630,096		Drye		
EP	B7	4,672,577		Hirose		
EP	B8	4,710,798		Marcantonio		
EP	B9	4,811,082		Jacobs		
EP	B10	5,001,539		Inoue et al.		
EP	B11	5,089,862		Warner, Jr. et al.		
EP	B12	5,160,987		Pricer et al.		
EP	B13	5,191,405		Tomita et al.		
EP	B14	5,202,754		Bertin et al.		
EP	B15	5,266,912		Kledzik		
EP	B16	5,283,458		Stokes et al.		
EP	B17	5,398,200		Mazure et al.		
EP	B18	5,422,435		Takiar et al.		
EP	B19	5,426,566		Beilstein, Jr		
EP	B20	5,434,745		Shokrgozar et al.		
EP	B21	5,453,952		Okudaira		
EP	B22	5,455,455		Kurtz et al.		
EP	B23	5,468,997		Imai et al.		
EP	B24	5,471,090		Deutsch		
EP	B25	5,481,133		Hsu		
EP	B26	5,495,398		Takiar et al.		
EP	B27	5,502,289		Takiar et al.		
EP	B28	5,523,622		Harada et al.		
EP	B29	5,523,628		Williams et al.		
EP	B30	5,552,963		Burns		
EP	B31	5,561,622		Bertin et al.		
EP	B32	5,581,498		Ludwig et al.		
EP	B33	5,585,675		Knopf		
EP	B34	5,612,570		Eide et al.		
EP	B35	5,654,220		Leedy		
EP	B36	5,693,552		Hsu		
EP	B37	5,696,031		Wark		
EP	B38	5,703,747		Voldman et al.		
EP	B39	5,780,925		Cipolla et al.		
EP	B40	5,781,031		Bertin et al.		
EP	B41	5,801,437		Burns		
EP	B42	5,915,167		Leedy		

Examiner Signature

Evan Per

Date Considered

4-18-03

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Unique citation designation number. <sup>2</sup> See attached Kinds of U.S. Patent Documents. <sup>3</sup> Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup> For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document.

<sup>5</sup> Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>6</sup> Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, D.C. 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, D.C. 20231.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449B/PTO <b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b> Date Submitted: June 11, 2002 (use as many sheets as necessary)		<b>Complete if Known</b>	
Application Number		09/927,462	
Filing Date		08/13/2001	
First Named Inventor		Andrew J. WALKER et al.	
Group Art Unit		2848 2829	
Examiner Name		Unassigned <i>Per +</i>	
Attorney Docket Number		035905-0103	

## U.S. PATENT DOCUMENTS

		U.S. Patent Document			
<i>SP</i>	B43	5,969,380		Syyedy	
<i>SP</i>	B44	5,976,953		Zavracky et al.	
<i>SP</i>	B45	5,985,693		Leedy	
<i>SP</i>	B46	6,057,598		Payne et al.	
<i>SP</i>	B47	6,072,234		Camien et al.	
<i>SP</i>	B48	6,087,722		Lee et al.	
<i>SP</i>	B49	6,133,640		Leedy	
<i>SP</i>	B50	6,351,028		Akram	
<i>SP</i>	B51	6,281,042	B1	Ahn et al.	
<i>SP</i>	B52	6,291,858	B1	Ma et al.	
<i>SP</i>	B53	6,307,257	B1	Huang et al.	
<i>SP</i>	B54	6,314,013	B1	Ahn et al.	
<i>SP</i>	B55	6,322,903	B1	Siniaguine et al.	
<i>SP</i>	B56	6,337,521	B1	Masuda	
<i>SP</i>	B57	6,353,265	B1	Michii	
<i>SP</i>	B58	6,355,501	B1	Fung et al.	
<i>SP</i>	B59	6,197,641	B1	Hergenrother et al.	

## FOREIGN PATENT DOCUMENTS

Examiner Initials*	Cite No. <sup>1</sup>	Foreign Patent Document			Name of Patentee or Applicant of Cited Documents	Date of Publication of Cited Document MM-DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T <sup>6</sup>
		Office <sup>3</sup>	Number <sup>4</sup>	Kind Code <sup>5</sup> (if known)				
<i>SP</i>	B60	EPO	0 073 486	A2	Toyama et al.	8-26-1982		
<i>SP</i>	B61	JP	61-222216		Yohehara	10-2-1986		
<i>SP</i>	B62	WO	94/26083		Carson et al.	11-10-1994		
<i>SP</i>	B63	EPO	0 516 866	A1	Bayer et al.	12-9-1992		
<i>SP</i>	B64	EPO	0 644 548	A2	Bertin	9-2-1994		
<i>SP</i>	B65	EPO	0 800 137	A1	Genduso et al.	3-14-1997		
<i>SP</i>	B66	EPO	0 606 653	A1	Harward et al.	7-20-1994		
<i>SP</i>	B67	EPO	0 395 886	A2	Oota et al.	11-7-1990		
<i>SP</i>	B68	JP	63-52463		Hitachi	3-5-1998		
<i>SP</i>	B69	JP	6-22352		Toshiba			
<i>SP</i>	B70	EPO	0 387 834	A2	Wada	9-14-1990		

Examiner Signature

*Walker +*

Date Considered

*4-18-03*

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Unique citation designation number. <sup>2</sup> See attached Kinds of U.S. Patent Documents. <sup>3</sup> Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup> For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document.

<sup>5</sup> Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>6</sup> Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, D.C. 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, D.C. 20231.



Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449B/PTO <b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b> Date Submitted: June 11, 2002 (Use as many sheets as necessary)		<b>Complete if Known</b>	
Application Number		09/927,462	
Filing Date		08/13/2001	
First Named Inventor		Andrew J. WALKER et al.	
Group Art Unit		2818 2829	
Examiner Name		Unassigned Per X	
Attorney Docket Number		035905-0103	

OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS			
Examiner Initials*	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.) date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>6</sup>
SA	B71	ABOU-SAMRA S.J.: "3D CMOS SOI for High Performance Computing", Low Power Electronics and Design Proceedings, 1998.	
SA	B72	YAMAZAKI K.: "4-Layer 3-D IC Technologies for Parallel Signal Processing", International Electron Devices Meeting Technical Digest, December 9-12, 1990, pgs 25.5.1 - 25.5.4.	
SA	B73	SCHLAEPPI H.P.: "nd Core Memories using Multiple Coincidence", IRE Transactions on Electronic Computers, June 1960, pgs 192 - 196.	
SA	B74	SCHLAEPPI H.P.: "Session V: Information Storage Techniques", International Solid-State Circuits Conference, February 11, 1960, pgs. 54-55.	
SA	B75	DE GRAAF C. et al.: "A Novel High-Density, Low-Cost Diode Programmable Read Only Memory," IEDM, beginning at page 189	
SA	B76	PETER K. NAJI et al.: "A 256kb 3.0V 1T1MTJ Nonvolatile Magnetoresistive RAM," 2001 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, ISSCC 2001/Session 7/Technology Directions: Advanced Technologies/7.6, February 6, 2001, pp. 122-123 (including enlargement of figures, totaling 9 pages), and associated Visual Supplement, pp. 94-95, 4040-405 (enlargements of slides submitted, totaling 25 pages)	
SA	B77	KIM C. HARDEE et al.: "A Fault-Tolerant 30 ns/375 mW 16K x 1 NMOS Static RAM," IEEE Journal of Solid-State Circuits, October 1981, Vol. SC-16, No. 5, pages 435-443	
SA	B78	TOSHIO WADA et al.: "A 15-ns 1024-Bit Fully Static MOS RAM," IEEE Journal of Solid-State Circuits, October 1978, Vol. SC-13, No. 5, pages 635-639	
SA	B79	CAMPERI-GINESTET C.: "Vertical Electrical Interconnection of Compound Semiconductor Thin-Film Devices to Underlying Silicon Circuitry", IEEE Photonics Technology Letters, Vol. 4, No. 9, September 1992, pgs. 1003-1006.	
SA	B80	AKASAKA YOICHI: Three-dimensional Integrated Circuit: Technology and Application Prospect", Microelectronics Journal, Vol. 20, No.s 1-2, 1989, pgs. 105 - 112.	
SA	B81	SAKAMOTO KOJI: "Architecture des Circuits a Trois Dimension (Architecture of Three Dimensional Devices)", Bulletin of the Electrotechnical Laboratory, ISSN 0366-9092, Vol. 51, No. 1, 1987, pgs 16 - 29.	
SA	B82	AKASAKA YOICHI: "Three-dimensional IC Trends", "Proceedings of the IEEE, Vol. 74, No. 12, 1986, Pgs. 1703 - 1714.	

Examiner Signature	<i>Eugene Per X</i>	Date Considered	4-18-03
--------------------	---------------------	-----------------	---------

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Unique citation designation number. <sup>2</sup> See attached Kinds of U.S. Patent Documents. <sup>3</sup> Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup> For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document.

<sup>5</sup> Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>6</sup> Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, D.C. 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, D.C. 20231.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449B/PTO <b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b> Date Submitted: June 11, 2002 (Use as many sheets as necessary)		<b>Complete if Known</b>	
Application Number		09/927,462	
Filing Date		08/13/2001	
First Named Inventor		Andrew J. WALKER et al.	
Group Art Unit		2818 2829	
Examiner Name		Unassigned <i>Per T</i>	
Attorney Docket Number		035905-0103	

## OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.) date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>6</sup>
<i>SP</i>	B83	CARTER WILLIAM H.: "National Science Foundation (NSF) Forum on Optical Science and Engineering", Proceedings SPIE - The International Society for Optical Engineering, Vol. 2524, July 11 - 12 1995, (Article by N. Joverst titled "Manufacturable Multi-Material Integration Compound Semi-conductor Devices Bonded to Silicon Circuitry").	
<i>SP</i>	B84	HAYASHI Y.: "A New Three Dimensional IC Fabrication Technology, Stacking Thin Film Dual-CMOS Layers", IEDM, 1991, pgs. 25.6.1 - 25.6.4.	
<i>SP</i>	B85	REBER M.: "Benefits of Vertically Stacked Integrated Circuits for Sequential Logic", IEEE, 1996, pgs. 121-124.	
<i>SP</i>	B86	STERN JON M.: "Design and Evaluation of an Epoxy Three-dimensional Multichip Module, IEEE Transactions on Components, Packaging, and Manufacturing Technology - Part B, Vol. 19, No. 1, February 1996, pgs 188-194.	
<i>SP</i>	B87	BERTIN CLAUDE L.: "Evaluation of a Three-dimensional Memory Cube System", IEEE Transactions on Components, Hybrids, and Manufacturing Technology, Vol. 16, No. 8, December 1993, pgs. 1006 - 1011.	
<i>SP</i>	B88	WATANABE HIDEHIRO: "Stacked Capacitor Cells for High-density Dynamic RAMs", IEDM, 1988, pgs. 600 - 603.	
<i>SP</i>	B89	WEB PAGE: "Stacked Memory Modules", IBM Technical Disclosure Bulletin, Vol. 38, No. 5, 1995.	
<i>SP</i>	B90	THAKUR SHASHIDHAR: "An Optimal Layer Assignment Algorithm for Minimizing Crosstalk for Three VHV Channel Routing", IEDM, 1995, pgs. 207 - 210.	
<i>SP</i>	B91	TERRIL ROB: "3D Packaging Technology Overview and Mass Memory Applications", IEDM, 1996, pgs. 347 - 355.	
<i>SP</i>	B92	INOUE Y.: "A Three-Dimensional Static RAM", IEEE Electron Device Letters, Vol. 7, No. 5, May 1986, pgs. 327 - 329.	
<i>SP</i>	B93	REBER M.: "Benefits of Vertically Stacked Integrated Circuits for Sequential Logic", IEDM, 1996, pgs. 121 - 124.	
<i>SP</i>	B94	KUROKAWA TAKAKAZU: "3-D VLSI Technology in Japan and an Example: A Syndrome Decoder for Double Error Correction", FGCS - Future, Generation, Computer, Systems", Vol. 4, No. 2, 1988, pgs. 145-155, Amsterdam, The Netherlands.	

 Examiner  
Signature
*Evan Per T*
 Date  
Considered
*K18-03*

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Unique citation designation number. <sup>2</sup> See attached Kinds of U.S. Patent Documents. <sup>3</sup> Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup> For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document.

<sup>5</sup> Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>6</sup> Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, D.C. 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, D.C. 20231.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449B/PTO

# INFORMATION DISCLOSURE STATEMENT BY APPLICANT

Date Submitted: June 11, 2002

Use as many sheets as necessary)

5

of

7

## Complete if Known

Application Number	09/927,462
Filing Date	08/13/2001
First Named Inventor	Andrew J. WALKER et al.
Group Art Unit	2818 2829
Examiner Name	Unassigned per f
Attorney Docket Number	035905-0103

## OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.) date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>6</sup>
EP	B95	MAKINIAK DAVID: "Vertical Integration of Silicon Allows Packaging of Extremely Dense System Memory In Tiny Volumes: Memory-chip Stacks Send Density Skyward", Electronic Design, No. 17, August 22, 1994, pgs. 69-75, Cleveland Ohio.	
EP	B9 6	YAMAZAKI K.: "Fabrication Technologies for Dual 4-KBIT Stacked SRAM", IEDM 16.8., 1986, pgs. 435-438.	
EP	B97	PEIN HOWARD: "Performance of the 3-D PENCIL Flash EPROM Cell an Memory Array", IEEE Transactions on Electron Devices, Vol. 42, No. 11, November 1995, pgs. 1982-1991.	
EP	B98	Abstract LOMATCH S.: "Multilayered Josephson Junction Logic and Memory Devices", Proceedings of the SPIE-The International Society for Optical Engineering Vol. 2157, pgs. 332-343.	
EP	B99	Abstract LU N.C.C.: "Advanced Cell Structures for Dynamic RAMs", IEEE Circuits and Devices Magazine, Vol. 5, No. 1, January 1989, pgs. 27-36.	
EP	B100	Abstract SAKAMATO K.: "Architecture of Three Dimensional Devices", Journal: Bulletin of the Electrotechnical Laboratory, Vol. 51, No. 1, 1987, pgs. 16-29.	
EP	B101	Abstract "Wide Application of Low-Cost Associative Processing Associative Processing Seen", Electronic Engineering Times, August 26, 1996, pg. 43.	
EP	B102	Abstract "Interconnects & Packaging", Electronic Engineering Times, November 27, 1995, pg. 43.	
EP	B103	Abstract "Closing in on Gigabit DRAMs", Electronic Engineering Times, November 27, 1995, pg. 35.	
EP	B104	Abstract "Module Pact Pairs Cubic Memory with VisionTek", Semiconductor Industry & Business Survey, Vol. 17, No. 15, October 23, 1995.	
EP	B105	Abstract "Layers of BST Materials Push Toward 1Gbit DRAM", Electronics Times, October 19, 1995.	
EP	B106	Abstract "Technologies Will Pursue Higher DRAM Densities", Electronic News (1991), December 4, 1994, pg. 12.	

Examiner  
Signature

Z. A. Perle

Date  
Considered

4-18-03

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Unique citation designation number. <sup>2</sup> See attached Kinds of U.S. Patent Documents. <sup>3</sup> Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup> For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document.

<sup>5</sup> Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>6</sup> Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, D.C. 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, D.C. 20231.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control

Substitute for form 1449B/PTO

# INFORMATION DISCLOSURE STATEMENT BY APPLICANT

Date Submitted: June 11, 2002

Use as many sheets as necessary)

Sheet 6 of 7

## Complete if Known

Application Number	09/927,462
Filing Date	08/13/2001
First Named Inventor	Andrew J. WALKER et al.
Group Art Unit	2818 2829
Examiner Name	Unassigned <i>Per</i>
Attorney Docket Number	035905-0103

## OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.) date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>6</sup>
<i>EP</i>	B107	Abstract "Looking Diverse Storage", Electronic Engineering Times, October 31, 1994, pg. 44.	
<i>EP</i>	B108	Abstract "Special Report: Memory Market Startups Cubic Memory: 3D Space Savers", Semiconductor Industry & Business Survey, Vol. 16, No. 13, September 12, 1994.	
<i>EP</i>	B109	Abstract "Technique Boosts 3D Memory Density", Electronic Engineering Times, August 29, 1994, pg. 16.	
<i>EP</i>	B110	Abstract "Memory Packs Poised 3D Use", Electronic Engineering Times, December 7, 1992, pg. 82.	
<i>EP</i>	B111	Abstract "MCMs Hit the Road", Electronic Engineering Times, June 15, 1992, pg. 45.	
<i>EP</i>	B112	Abstract "IEDM Ponders the 'Gigachip' Era", Electronic Engineering Times, January 20, 1992, pg. 33.	
<i>EP</i>	B113	Abstract "Tech Watch: 1-Gbit DRAM in Sight", Electronic World News, December 16, 1991, pg. 20.	
<i>EP</i>	B114	Abstract "MCMs Meld into Systems", Electronic Engineering Times, July 22, 1991, pg. 35.	
<i>EP</i>	B115	Abstract "Systems EEs See Future in 3D", Electronic Engineering Times, September 24, 1990, pg. 37.	
<i>EP</i>	B116	Patent Application, NISHIURA, US 2001/00054759 A1.	
<i>EP</i>	B117	Patent Application, FURUSAWA, US 2002/0024146 A1.	
<i>EP</i>	B118	Patent Application, FUJIMOTO et al, US 2002/0027275 A1.	

Examiner  
Signature

*Eva Hunt*

Date  
Considered

*4-18-03*

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Unique citation designation number. <sup>2</sup> See attached Kinds of U.S. Patent Documents. <sup>3</sup> Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup> For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document.

<sup>5</sup> Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>6</sup> Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, D.C. 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, D.C. 20231.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control

Substitute for form 1449B/PTO

# INFORMATION DISCLOSURE STATEMENT BY APPLICANT

Date Submitted: June 11, 2002

Use as many sheets as necessary)

Sheet 7 of 7

## Complete if Known

Application Number	09/927,462
Filing Date	08/13/2001
First Named Inventor	Andrew J. WALKER et al.
Group Art Unit	2818 2829
Examiner Name	Unassigned Perx
Attorney Docket Number	035905-0103

## OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.) date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>6</sup>
EP	B119	Patent Application, AKRAM, US 2002/0030262 A1.	
EP	B120	Patent Application, AKRAM, US 2002/0030263 A1.	
EP	B121	Patent Application, LEEDY, US 2001/0033030 A1.	
EP	B122	Chan et al. "Three Dimensional CMOS integrated Circuits on Large Grain Polysilicon Films" IEEE, Hong Kong University of Science and Technology 2000 IEEE	

Examiner  
Signature

*En Burt*

Date  
Considered

8-18-03

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Unique citation designation number. <sup>2</sup> See attached Kinds of U.S. Patent Documents. <sup>3</sup> Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup> For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document.

<sup>5</sup> Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>6</sup> Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, D.C. 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, D.C. 20231.